A 0.6 mm CMOS sub-bandgap reference circuit, the output voltage of which is, unlike reported in the literature, concurrently low voltage and low output impedance, is presented. Experimental measurements verify that the proposed circuit, which produces a first-order temperature-compensated reference voltage of 890 mV, sources up to 5 mA of load current and rejects noise by a factor of 30.8-8.1 dB at 500 kHz-4 MHz, neither of which feature is achieved by state-of-the-art sub-bandgap circuits.
Introduction: A low-output-impedance reference is desirable for noise-sensitive applications to shunt and steer noise away from sensitive nodes and source DC and AC load currents [1, 2] , which is why most of the references used in industry are variations of the regulated references presented in [3] . Reported regulated references, however, only produce the conventional 1.2 V bandgap voltage, or a higher voltage [1] [2] [3] [4] [5] , which is unsuitable for a growing number of high-end applications that use modern CMOS processes with low breakdown voltages. Alternatively, as shown in Fig. 1 , a series linear regulator can buffer the output of a low-voltage high-outputimpedance reference [6, 7] . The buffer, however, introduces additional random and systematic offset components to the reference, significantly degrading the overall accuracy performance of the system; these offsets, for instance, caused an additional AE4 mV error in [2] . This additional error, which monopolises 0.4% of a 1 V reference, leaves little error budget for the reference itself, which is particularly troubling in CMOS technologies because MOS offsets have a nonlinear dependence on temperature and cannot be compensated for with trim. Moreover, a buffer does little to attenuate the noise already present in the high-impedance reference, since it simply propagates the disturbance to the output unabated. Generating a subbandgap reference voltage with low-output-impedance characteristics, for which no prior art solution was found to exist, is the objective of this Letter. Proposed topology: For shunt feedback, which is necessary for low output impedance, the reference must be the sum of temperaturedependent voltages (not currents), as shown in the proposed circuit of The amplifier has a preset PTAT offset voltage and the loop regulates and impresses this voltage across R 13 . The temperature-compensated output, shown in Fig. 2b , is the sum of this PTAT voltage (V R-PTAT ), the CTAT diode-derived voltage across R 12 (V X-CTAT ), and the additional PTAT voltage component across R 12 (V X-PTAT ), that results from running R 13 PTAT current through R 12 (V X-PTAT ) and is given by
Amplifier OA 1 Complete schematic: The complete circuit shown in Fig. 3 comprises a biasing block and the output stage and amplifier shown in Fig. 2 . The bias current is defined by a conventional PTAT generator block.
The dominant low-frequency pole of the loop is established at the gate of MP O through the Miller-compensating capacitor C M . Fig. 3 Complete schematic of proposed low-impedance sub-bandgap reference
Key to this circuit is OA 1 's PTAT offset voltage, which is intrinsically defined by input pair QP 21-22 , whose emitter areas are 8x and x, respectively, and current mirror MP 21-22 , which ensures equal currents flow through QP [21] [22] . The result is a PTAT difference across their baseemitter voltages (i.e. DV BE ¼ V T ln(8)). The offset voltage across the bases of QP 21-22 is the voltage-divided version of the voltage across R 13 (V R-PTAT ); or equivalently, V R-PTAT is an amplified version of the PTAT voltage present at the bases of QP 21-22 :
This voltage defines R 13 's PTAT current, which ultimately flows into node V X . Resistors R 14 and R 15 therefore implement a voltage divider circuit whose total resistance and series combination is modelled by R12. The first-order temperature-compensated reference voltage is consequently given by
where K 1 , K 2 , and K 3 are given by
The lateral pnp devices of the process were characterised for parameters like forward beta (BF), early voltage (V AF ), and saturation current (I S ), among others. The values of these parameters were found to be 100 A=A, 6 V, and 3 fA, respectively. This high beta allows base currents to be neglected while deriving (2)-(6).
Results: The proposed circuit was fabricated with AMI's 0.6 mm CMOS process technology (V TN ' 0.7 V and jV TP j ' 0.9 V) through the MOSIS design facility. The temperature coefficient of 20 samples, with a sub-bandgap output of 890.5 mV, is shown in Fig. 4a . The transient load-induced variation of the reference when subjected to a load current step of 0-5 mA with 100 ns rise and fall times, shown in Fig. 4b , is a measure of the circuit's ability to suppress load-dump effects. To gauge the noise-shunting capabilities of the proposed circuit against the state-of-the-art, a current-mode 890 mV sub-bandgap reference was built by sourcing 49 mA into an 18 kO-10 pF output resistor-capacitor combination, as shown in Fig. 5a . Conclusions: A 0.9 V, 34.7 ppm= C, 5 mA, low-output-impedance 0.6 mm CMOS sub-bandgap reference has been designed, fabricated and evaluated. The principal features of the proposed circuit are low impedance and sub-bandgap output voltages, concurrently, the combination of which was not found in the literature, patents or commercial products without the use of series shunt-regulators, which degrade accuracy. 
